FPGA可編程邏輯器件芯片XC95144XL-10TQG144I中文規(guī)格書_第1頁
FPGA可編程邏輯器件芯片XC95144XL-10TQG144I中文規(guī)格書_第2頁
FPGA可編程邏輯器件芯片XC95144XL-10TQG144I中文規(guī)格書_第3頁
FPGA可編程邏輯器件芯片XC95144XL-10TQG144I中文規(guī)格書_第4頁
FPGA可編程邏輯器件芯片XC95144XL-10TQG144I中文規(guī)格書_第5頁
全文預(yù)覽已結(jié)束

下載本文檔

版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡介

1、57.1 Connector (Partially Populated) 1-2, 30 The FMC1 HPC J35 connector is a keyed connector oriented so that a plug-on card facesaway from the VC707 board. a a A 10 x form x 2 4 a 8 2 2 The VC707 board VADJ voltage for the FMC1 HPC (J35) connector is determined by theFMC VADJ power sequencing logic

2、 described inFMC_VADJ Voltage Control.57.1 Connector (Partially Populated) 1-2, 31 The FMC2 HPC J37 connector is a keyed connector oriented so that a plug-on card facesaway from the VC707 board. a a A x form VC707 Evaluation BoardUG885 (v1.8) February 20, 2019 XADC Analog-to-Digital Converter7 a 1 7

3、 Series FPGAs XADC Dual12-Bit 1MSPS Analog-to-Digital Converter User Guide VCCAUXFerrite BeadJ43FPGATo J54.3AV_5V To Header J19Ferrite BeadVCC5V0XADC_VCCVCCADCU10ADP123J53In100 nF 1 nFGNDADCXADC_AGNDFilter 5V SupplyLocate Components on BoardJ54REF3012J42XADC_VCCXADC_AGNDJ101001001 nFGNDXADC_AGNDJ9To

4、HeaderJ19100100UG885_c1_31_030512 a 1.0 V VC707 Evaluation BoardUG885 (v1.8) February 20, 2019 0 8 A 4 J19XADC_VPXADC_VAUX0NXADC_VAUX8PXADC_VCC5V0XADC_VAUX8NXADC_DXPXADC_VREFVADJXADC_DXNXADC_VCC_HEADERXADC_GPIO_0XADC_GPIO_2GNDXADC_AGNDXADC_AGNDUG885_c1_32_030512 J19 PinNet NameDescriptionDedicated a

5、nalog input channel for the XADC.NumberAuxiliary analog input channel 0. Also supports use as I/O inputs when anti-aliascapacitor is not present.Auxiliary analog input channel 8. Also supports use as I/O inputs when anti-aliascapacitor is not present.Access to thermal diode.1.25V reference from the

6、board.Filtered 5V supply from board.Analog 1.8V supply for XADC.VCCO supply for bank which is the source of DIO pins.Digital Ground (board) ReferenceGNDDigital I/O. These pins should come from the same bank. These I/Os should not beshared with other functions because they are required to support 3-state operation.XADC_GPIO_3, 2, 1, 0 19, 20, 17, 18VC707 Evaluation BoardUG885 (v1.8) February 20, 2019 VC707

溫馨提示

  • 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

最新文檔

評(píng)論

0/150

提交評(píng)論