版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡介
1、class-exercises1、Write the 8421 binary- coded decimal , Gray code,excess-3 representations for the decimal numbers: 5862、Indicate whether or not overflow occurs when adding the following 8-bit twos complement numbers: 1101 0100+ 1010 1011 0010 0110+ 0101 10101class-exercises1、Write the 8421 binary-
2、coded decimal ,excess-3 ,Gray code representations for the decimal numbers: 586.010110000110, 100010111001,11011011112、Indicate whether or not overflow occurs when adding the following 8-bit twos complement numbers: 1101 0100+ 1010 1011 0010 0110+ 0101 1010overflowoverflow2c h a p t e r 3 Digital Ci
3、rcuits數(shù)字電路electrical aspects of digital circuits數(shù)字電路中的電氣知識3reviewPositive logic and nagitive-logic (正邏輯和負(fù)邏輯)Three basic logics:AND,OR, and NOTMethod:(方法)Truth table 真值表Logic expression 邏輯表達(dá)式Logic symbol 邏輯符號NAND and NOR (與非和或非)Timing diagram 定時圖VOUTVINVccR獲得高、低電平的基本原理43.2 Logic Families(邏輯系列) A logi
4、c family is a collection of different integrated-circuit chips that have similar input, output, and internal circuit characteristics, but that perform different logic functions . Chips from the same family can be interconnected to perform any desired logic function. On the other hand, chips from dif
5、fering families may not be compatible; they may use different power-supply voltages or may use different input and output conditions to represent logic values. 53.2 Logic Families (邏輯系列)(P85)1、transistor-transistor logic (TTL) (晶體管-晶體管邏輯)2、CMOS(互補(bǔ)MOS) MOS :metal-oxide semiconductor (金屬-氧化物半導(dǎo)體) compl
6、ementary MOS (CMOS) 速度更高,功耗更低。63.3 CMOS Logic DC供電電壓直流供電電壓在邏輯圖中被省略了,但它其實(shí)是連接在芯片的VCC引腳上的,而地則連接在GND 引腳上。電壓和地在內(nèi)部被分配給IC中的所有元素。73.3.1 CMOS Logic Levels CMOS邏輯電平 (P86)A typical CMOS logic circuit operates from a 5-volt power supply. 典型的CMOS邏輯電路在電源下工作! (3.3V工作的CMOS稱為低電壓CMOS。)邏輯1(高)邏輯0(低)0.0V1.5V3.5V5.0V未定義邏
7、輯電平83.3.2 MOS Transistors (MOS晶體管)漏極 drain源極 source柵極 gateVgs+n溝道源極 source漏極 drain柵極 gate+Vgsp溝道Rds:壓控電阻 Vgs(Vgs0) 增加,則Rds減少)Vgs(Vgs0)減少,則Rds減少9 3.3.3 Basic CMOS Inverter Circuit (P88)基本的CMOS反相器電路 常開開關(guān): 當(dāng)控制信號為高電平時,開關(guān)接通。(2) 常閉開關(guān): 當(dāng)控制信號為高電平時,開關(guān)斷開。VoutVin=0Vin=1Vout10Inverter Circuit 倒相器結(jié)構(gòu)Vin=0,Vout=1
8、in=0out常閉常開VccGND11Inverter Circuit 倒相器結(jié)構(gòu)Vin=1,Vout=0in=1out常閉常開VccGND12VDD = +5.0VVOUTVINTpTnVCCAZCMOS inverter circuit (CMOS反相器)(P88)常閉常開常閉常開inP 溝道N溝道采用器件實(shí)現(xiàn)邏輯關(guān)系13VCCAZCMOS INVERTERVDD = +5.0VZABQ4Q1Q3CMOS 2-input NAND gate2輸入CMOS與非門(P90)Q214VCCAZCMOS INVERTERVDD = +5.0VZABCMOS 2-input NOR gate (CM
9、OS或非門)15VCCAZCMOS inverter VDD = +5.0VAZNoninverting Gate 非反相門(P93)取非再取非(CMOS緩沖器)16CMOS 2-INPUT AND GATE17使用與非門還是或非門?VDD = +5.0VZABCMOS NOR gateVDD = +5.0VZABQ4Q1Q3CMOS NAND gateQ218NAND VS. NOR(P92)CMOS NAND and NOR gates do not have identical performance. For a given silicon area, an n-channel tra
10、nsistor has lower “on” resistance than a p-channel transistor.Therefore, when transistors are put in series, k n-channel transistors have lower “on” resistance than do k p-channel ones. As a result, a k-input NAND gate is generally faster than and preferred over a k-input NOR gate.193.3.5 Fan-In(扇入)
11、(P92)The number of inputs that a gate can have in a particular logic family is called the logic familys fan-in. 20串聯(lián)晶體管導(dǎo)通電阻的可加性 限制了MOS門的扇入數(shù)VDD = +5.0VZABVDD = +5.0VZAB the fan-in of CMOS gates, typically to 6 for NAND gates. the fan-in of CMOS gates, typically to 4 for NOR gates.21 The additive “on”
12、 resistance of series transistors limits the fan-in of CMOS gates, typically to 4 for NOR gates and 6 for NAND gates.The total delay through a 4-input NAND, a 2-input NOR, and an inverter is typically less than the delay ofa one-level 8-input NAND circuit.22 EXERCISE23ANSWER KEY FOR EXERCISEAND-OR-I
13、NVERT (coms AOI )gate243.4 Electrical Behavior of CMOS Circuits CMOS電路的電氣特性(P96)Logic voltage levels. ( 邏輯電壓電平)DC noise margins(直流噪聲容限)Fanout.(扇出)Speed, Power consumption(速度、功耗)Noise, Electrostatic discharge(噪聲、靜電放電)Open-drain outputs. Three-state outputs (漏極開路輸出、三態(tài)輸出)253.5 CMOS Steady-State Electri
14、cal Behavior (P90)CMOS穩(wěn)態(tài)電氣特性263.5.1 Logic Levels and Noise Margins 邏輯電平和噪聲容限VDD = +5.0VVOUTVINTpTn0 1 0127CMOS邏輯系列(HC)電平規(guī)格高態(tài)不正常狀態(tài)低態(tài)VOLmaxVILmaxVIHminVOHminVCC0.1V地0.1V0.7VCC0.3VCC典型值:VCC=5V+10%, Figure 3-26 Logic levels andnoise margins for the HC-series CMOS logic family. vcc028直流噪聲容限(DC noise margin)多大的噪聲會使最壞輸出電壓被破壞得不可被輸入端識別.高態(tài)不正常狀態(tài)低態(tài)VOLmax=0.1VVILmax=1.35VVIHm
溫馨提示
- 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 人人文庫網(wǎng)僅提供信息存儲空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。
最新文檔
- 部編版五年級語文上冊《語文園地三》精美課件
- 大型科技園區(qū)廣告屏租賃合約
- 食品安全資金管理
- 科研誠信準(zhǔn)則:會考承諾書
- 環(huán)保企業(yè)副總經(jīng)理招聘簡章
- 人力資源管理系統(tǒng)投標(biāo)文件樣本
- 水利工程經(jīng)濟(jì)分析
- 科技創(chuàng)新園區(qū)二手房按揭樣本
- 《刀具補(bǔ)償功能》課件
- 文化傳承捐贈保護(hù)政策
- 《形勢與政策》課程標(biāo)準(zhǔn)
- 建設(shè)項(xiàng)目環(huán)境保護(hù)管理?xiàng)l例
- 消防控制室值班人員崗位職責(zé)-五項(xiàng)制度
- 鋼結(jié)構(gòu)安裝施工培訓(xùn)
- 兒童社區(qū)獲得性肺炎管理指南(2024修訂)
- 體能準(zhǔn)備活動與放松
- 2024年時事政治考點(diǎn)大全(173條)
- 2025屆浙江省金華市十校高一上數(shù)學(xué)期末聯(lián)考試題含解析
- DB14-T 2730-2023 產(chǎn)后康復(fù)管理師等級劃分與評定
- 《預(yù)防流感》主題班會教案3篇
- 太平洋保險在線測評題
評論
0/150
提交評論