ESD保護(hù)設(shè)計研討會(英文)課件_第1頁
ESD保護(hù)設(shè)計研討會(英文)課件_第2頁
ESD保護(hù)設(shè)計研討會(英文)課件_第3頁
ESD保護(hù)設(shè)計研討會(英文)課件_第4頁
ESD保護(hù)設(shè)計研討會(英文)課件_第5頁
已閱讀5頁,還剩47頁未讀, 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進(jìn)行舉報或認(rèn)領(lǐng)

文檔簡介

ESDProtection

DesignSeminar

JimSutherland

SeniorApplicationsEngineerESDProtection

DesignSeminarOutline

WhatisESD?Whatdamagecanitcause?Whyistheproblemgrowing?Whataretheissuesforthedesigner?Howcanwemeasureit?HowcanweprotectequipmentfromESD?OutlineWhatisESD?WhatIsESD?ESD=ElectroStaticDischargeGenerationTriboelectric(frictioncausesaccumulationofcharge)Induction(fieldinducescharge)DischargeDielectric(air)breakdownElectricfieldincreaseswhenchargedbodiesapproacheachotherCurrentflowintocircuitryWhatIsESD?ESD=ElectroStatESDDamageofICsPermanentOxidebreakdown,shorts,opens,latch-upTemporaryLatch-up,groundbounceLatentDegradationfromanESDeventESDDamageofICsPermanent

ESDproblemisgrowingCircuits/SystemsOld-RobustICs&LowspeedsignalsNew-SensitiveICs&HighspeedsignalsEnvironmentOld-Manufacturing/CorporateNew-Home/Outdoors/PersonESDproblemisgrowingCircuitESDIssuesfortheDesignerMustmeetESDspecificationsSelectESDtolerantcomponentsMinimizesignaldegradation(fromR,L&C)Boardspace/weight/properdesignComponentcostAssemblycostLifetimecost(stability)TestthesystemESDIssuesfortheDesignerMuInternationalESDStandardsHumanBodyModel(HBM)-fordevicesEIA/JESD22-A114-AANSI/EOS/ESD-S5.1-1993MIL-STD-883(method3015)IEC1000-4-2:1995-forsystemsMachineModel(MM)-lesscommonEIA/JESD22-A115-AANSI/EOS/ESD-S5.1-1993ChargeDeviceModel(CDM)-lesscommonJESD22-c101InternationalESDStandardsHumHumanBodyModel(HBM)Dischargefrom100pFcapacitorthrough1.5kOhmresistor6ESDpulses3positive,3negative>1secseparationPin-to-pintestingN(N-1)/2combinationsUsedforcomponentcharacterizationWidelyusedHumanBodyModel(HBM)DischargHBMCurrentWaveformRiseTime:2nS<Tr<10nSHBMCurrentWaveformRiseTime:IEC1000-4-2:1995StandardDischargefrom150pFcapacitorthrough330ohmresistor6ESDpulses3positive,3negativeUsedforsystemcharacterization“Contact”v.“Air”dischargeDifferentlevelsDifferentapplicationsIEC1000-4-2:1995StandardDiscIEC1000-4-2CurrentWaveformVeryfastrisetime:Tr<1nS60nsIEC1000-4-2CurrentWaveformVIEC1000-4-2TestLevelsContactdischargeisthepreferredtestmethod-airdischargesarenotrepeatableAirdischargesusedwherecontactdischargecannotbeappliedNoimpliedequivalenceintestseveritybetweenthetwotestmethodsIEC1000-4-2TestLevelsContacIEC1000-4-2BenchTestSpecificationIEC1000-4-2BenchTestSpecifESDProtectionTechniquesClampdiodesinICNotsufficientprotection

Shielding

LoweffectivenessBypasscapacitororseriesresistor/inductorCandegradesignal;manycomponents;largeboardareaSparkgapLowcost;lowstability;largeboardareaDiscreteZenerdiodesHighcapacitance,manycomponents;largeboardareaDiscretePNdiodesLowcapacitance;manycomponents;largeboardareaIntegratedPNdiodesESDProtectionTechniquesClampIntegratedDiodeNetworksSuperiordownstreamESDprotectionHighspeedresponseESDcurrentsteeredtoGNDorVCCMinimumSignalDegradation(LowC)Minimalboardspace,weightLowassembly/manufacturingcostsMinimalDesign-InTimeLong-termreliabilityIntegratedDiodeNetworksSuperChoosinganESDDiodeNetworkHowmanylinesareneeded?Howmuchcapacitance?(e.g.<5pF)WhatistheHBMrating?(e.g.±15kV)Whatisthedownstreamclampvoltage?(e.g.13V@15kVHBMpulse)Whatisthecontactdischargerating?(e.g.±8kV)Whatistheairdischargerating?(e.g.±15kV)Whatpackage?(e.g.24-pinQSOP)ChoosinganESDDiodeNetworkHESDDiodeNetworkPlacementTheNeedtoKeepESDDiodesDownstreamofLineInductancesAlsoputprotectiondiodesatmostlikelyESDentrypoint-theconnectorPreferredLayoutESDEntryPointParasiticLVccGndProtectedDevicePoorlayout-increasedclampvoltageduetoparasiticinductanceParasiticLVccGndProtectedDeviceESDEntryPointESDDiodeNetworkPlacementTheDesigningforMinimalPower

RailInductanceDesigningforMinimalPower

RaAddBypassCapacitorPlaceCeramicbypasscapacitor(0.1~0.2uF)ascloseaspossibletoESDdiodenetworkpowerrailtoshuntESDcurrenttobothpowerrailsMaybeaddZenerinparallelwithcapacitortominimizeparasiticinductanceofbypasscapacitorProtectedDeviceGndVccCAddBypassCapacitorPlaceCeraUsingaSeriesResistorto

MinimizeDownstreamCurrentCanbeconsideredforlatch-upsensitiveapplicationsGuaranteedclampingvoltagelimitscurrentdownstream(I=V/R)OnlyforinputswithhighZOnlyforoutputdriverswithlowZwatchoutforfilteringofsignalUsingaSeriesResistorto

MinPower-downIssuesDiodeprotectedsystemsthatarepowereddowncandraincurrentfromanactivehighinputthroughthediodetoVCCThiscandrainbatteriesand/ordamagedevicesonthesamelineToavoidthis,isolateVCCfromthebypasscapacitorwithablockingdiodeOnediodesolutionPower-downIssuesDiodeprotectComponentandSystemSpecificationsThereisnosimpleformulatotranslatesystemspecificationsintocomponentspecificationsIEC1000-4-2SpecificationismoreseverethanHBMLinecapacitanceandinductanceshapetheESDpulse,reducingitspeakvaluePoordeviceplacementcandegradeperformanceIftherearemultipledevicesonaline,decidewhichtoprotectTherelationshipbetweendownstreamclampvoltageanddownstreamprotectionisnotexactComponentandSystemSpecificaValidatingtheDesignDefinethepracticallimitsoffunctionalfailure(e.g.Dataintegrity,recoverytime)TestonlyatthoseplacessubjecttotouchduringnormaloperationUseContactESDischargestocouplingplanes&conductivesurfaces,I/Opins,flexpads,andpowerpinsUseAirESDischargestoinsulatingsurfaces,openingsatedgesofkeys,flexcables,ventareas,seams,slots,aperturesValidatingtheDesignDefinethTotalSolutionCostESDfailureisaquestionofstatisticsOnecannoteliminateallreliabilityissuesGoalistominimizetotalsolutioncostCostofreliabilityCostofprotectionMustfindproperminimumTotalSolutionCostESDfailureLightningvs.ESD200MV30kA30us15kV45A80nSLightningvs.ESD200MV演講完畢,謝謝觀看!演講完畢,謝謝觀看!ESDProtection

DesignSeminar

JimSutherland

SeniorApplicationsEngineerESDProtection

DesignSeminarOutline

WhatisESD?Whatdamagecanitcause?Whyistheproblemgrowing?Whataretheissuesforthedesigner?Howcanwemeasureit?HowcanweprotectequipmentfromESD?OutlineWhatisESD?WhatIsESD?ESD=ElectroStaticDischargeGenerationTriboelectric(frictioncausesaccumulationofcharge)Induction(fieldinducescharge)DischargeDielectric(air)breakdownElectricfieldincreaseswhenchargedbodiesapproacheachotherCurrentflowintocircuitryWhatIsESD?ESD=ElectroStatESDDamageofICsPermanentOxidebreakdown,shorts,opens,latch-upTemporaryLatch-up,groundbounceLatentDegradationfromanESDeventESDDamageofICsPermanent

ESDproblemisgrowingCircuits/SystemsOld-RobustICs&LowspeedsignalsNew-SensitiveICs&HighspeedsignalsEnvironmentOld-Manufacturing/CorporateNew-Home/Outdoors/PersonESDproblemisgrowingCircuitESDIssuesfortheDesignerMustmeetESDspecificationsSelectESDtolerantcomponentsMinimizesignaldegradation(fromR,L&C)Boardspace/weight/properdesignComponentcostAssemblycostLifetimecost(stability)TestthesystemESDIssuesfortheDesignerMuInternationalESDStandardsHumanBodyModel(HBM)-fordevicesEIA/JESD22-A114-AANSI/EOS/ESD-S5.1-1993MIL-STD-883(method3015)IEC1000-4-2:1995-forsystemsMachineModel(MM)-lesscommonEIA/JESD22-A115-AANSI/EOS/ESD-S5.1-1993ChargeDeviceModel(CDM)-lesscommonJESD22-c101InternationalESDStandardsHumHumanBodyModel(HBM)Dischargefrom100pFcapacitorthrough1.5kOhmresistor6ESDpulses3positive,3negative>1secseparationPin-to-pintestingN(N-1)/2combinationsUsedforcomponentcharacterizationWidelyusedHumanBodyModel(HBM)DischargHBMCurrentWaveformRiseTime:2nS<Tr<10nSHBMCurrentWaveformRiseTime:IEC1000-4-2:1995StandardDischargefrom150pFcapacitorthrough330ohmresistor6ESDpulses3positive,3negativeUsedforsystemcharacterization“Contact”v.“Air”dischargeDifferentlevelsDifferentapplicationsIEC1000-4-2:1995StandardDiscIEC1000-4-2CurrentWaveformVeryfastrisetime:Tr<1nS60nsIEC1000-4-2CurrentWaveformVIEC1000-4-2TestLevelsContactdischargeisthepreferredtestmethod-airdischargesarenotrepeatableAirdischargesusedwherecontactdischargecannotbeappliedNoimpliedequivalenceintestseveritybetweenthetwotestmethodsIEC1000-4-2TestLevelsContacIEC1000-4-2BenchTestSpecificationIEC1000-4-2BenchTestSpecifESDProtectionTechniquesClampdiodesinICNotsufficientprotection

Shielding

LoweffectivenessBypasscapacitororseriesresistor/inductorCandegradesignal;manycomponents;largeboardareaSparkgapLowcost;lowstability;largeboardareaDiscreteZenerdiodesHighcapacitance,manycomponents;largeboardareaDiscretePNdiodesLowcapacitance;manycomponents;largeboardareaIntegratedPNdiodesESDProtectionTechniquesClampIntegratedDiodeNetworksSuperiordownstreamESDprotectionHighspeedresponseESDcurrentsteeredtoGNDorVCCMinimumSignalDegradation(LowC)Minimalboardspace,weightLowassembly/manufacturingcostsMinimalDesign-InTimeLong-termreliabilityIntegratedDiodeNetworksSuperChoosinganESDDiodeNetworkHowmanylinesareneeded?Howmuchcapacitance?(e.g.<5pF)WhatistheHBMrating?(e.g.±15kV)Whatisthedownstreamclampvoltage?(e.g.13V@15kVHBMpulse)Whatisthecontactdischargerating?(e.g.±8kV)Whatistheairdischargerating?(e.g.±15kV)Whatpackage?(e.g.24-pinQSOP)ChoosinganESDDiodeNetworkHESDDiodeNetworkPlacementTheNeedtoKeepESDDiodesDownstreamofLineInductancesAlsoputprotectiondiodesatmostlikelyESDentrypoint-theconnectorPreferredLayoutESDEntryPointParasiticLVccGndProtectedDevicePoorlayout-increasedclampvoltageduetoparasiticinductanceParasiticLVccGndProtectedDeviceESDEntryPointESDDiodeNetworkPlacementTheDesigningforMinimalPower

RailInductanceDesigningforMinimalPower

RaAddBypassCapacitorPlaceCeramicbypasscapacitor(0.1~0.2uF)ascloseaspossibletoESDdiodenetworkpowerrailtoshuntESDcurrenttobothpowerrailsMaybeaddZenerinparallelwithcapacitortominimizeparasiticinductanceofbypasscapacitorProtectedDeviceGndVccCAddBypassCapacitorPlaceCeraUsingaSeriesResistorto

MinimizeDownstreamCurrentCanbeconsideredforlatch-upsensitiveapplicationsGuaranteedclampingvoltagelimitscurrentdownstream(I=V/R)OnlyforinputswithhighZOnlyforoutputdriverswithlowZwatchoutforfilteringofsignalUsingaSeriesResistorto

MinPower-downIssuesDiodeprotectedsystemsthatarepowereddowncandraincurrentfromanactivehighinputthroughthediodetoVCCThiscandrainbatteriesand/ordamagedevicesonthesamelineToavoidthis,isolateVCCfromthebypasscapacitorwithablockingdiodeOnediodesolutionPower-downIssuesDiodepro

溫馨提示

  • 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫網(wǎng)僅提供信息存儲空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。

評論

0/150

提交評論