停車場(chǎng)管理系統(tǒng)設(shè)計(jì)與實(shí)現(xiàn)-外文翻譯_第1頁(yè)
停車場(chǎng)管理系統(tǒng)設(shè)計(jì)與實(shí)現(xiàn)-外文翻譯_第2頁(yè)
停車場(chǎng)管理系統(tǒng)設(shè)計(jì)與實(shí)現(xiàn)-外文翻譯_第3頁(yè)
停車場(chǎng)管理系統(tǒng)設(shè)計(jì)與實(shí)現(xiàn)-外文翻譯_第4頁(yè)
停車場(chǎng)管理系統(tǒng)設(shè)計(jì)與實(shí)現(xiàn)-外文翻譯_第5頁(yè)
已閱讀5頁(yè),還剩14頁(yè)未讀, 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

1、精品好資料學(xué)習(xí)推薦附件1:外文資料翻譯譯文基于FPGA的停車場(chǎng)管理系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)摘要由于汽車數(shù)量在快速的增加。它造成污染 (噪聲和空氣) 交通擠塞的問(wèn)題。為了克服這個(gè)問(wèn)題。提出了基于 FPGA 的停車系統(tǒng)。在本文,停車場(chǎng)系統(tǒng)實(shí)現(xiàn)了利用有限狀態(tài)機(jī)模型。該系統(tǒng)具有兩個(gè)主要模塊即識(shí)別模塊和檢查模塊的插槽,識(shí)別模塊標(biāo)識(shí)位訪客,插槽檢查模塊檢查有關(guān)插槽的狀態(tài),這些模塊是在高密度脂蛋白中建模,在 FPGA 上實(shí)現(xiàn)。結(jié)合傳感器接口、 步進(jìn)電機(jī)、 液晶屏的各種接口設(shè)計(jì)了一個(gè)原型的停車系統(tǒng)。關(guān)鍵詞有限狀態(tài)機(jī);停車場(chǎng)系統(tǒng);容量-51.介紹車輛交通擁堵是一個(gè)世界性的問(wèn)題。近年來(lái),已經(jīng)全力在實(shí)現(xiàn)一種方法來(lái)減少擁堵、

2、 事故和災(zāi)害等停車問(wèn)題。圖1:城市交通擁堵趨勢(shì)如中所示圖 1 擁塞顯然逐年增加,它顯示了一些問(wèn)題。圖中表明擁塞需要花更長(zhǎng)的時(shí)間才能到從工作中尖峰時(shí)刻。停車場(chǎng)系統(tǒng)還可以利用創(chuàng)新技術(shù)提高付費(fèi)停車方便和快捷。現(xiàn)今,刷一下智能卡就可以實(shí)現(xiàn)付費(fèi)功能,減少交易時(shí)間。移動(dòng)設(shè)備也可以用于支付交易。公共地區(qū)需要停車系統(tǒng),能夠有效的運(yùn)作,與其他城市公用地區(qū)相結(jié)合。因?yàn)闆](méi)有適當(dāng)方式,所以分配車位的停車場(chǎng)管理系統(tǒng)在協(xié)調(diào)和集中管理中呈現(xiàn)了失敗的效果。為了避免這些問(wèn)題,提出智能停車系統(tǒng)的設(shè)計(jì),用基于 FPGA 來(lái)檢查某些功能塊。近年來(lái),F(xiàn)PGA 的可重構(gòu)是有效的方法來(lái)實(shí)現(xiàn)的設(shè)計(jì),因?yàn)?FPGA 提供通用處理器和 ASIC

3、 之間的協(xié)調(diào)。基于 FPGA 的設(shè)計(jì)也更靈活,可編程,可重新加載。基于 FPGA 的設(shè)計(jì)可以方便地修改軟件部分。2.相關(guān)工作宮俊燕等相關(guān)人士,提出一種新穎,安全,智能的停車系統(tǒng) (智能停車)主要是基于保護(hù)無(wú)線網(wǎng)絡(luò)與傳感器通信。停車空間利用率高和免費(fèi)、快速的現(xiàn)時(shí)間是提出研究的目的。蘇春、安康山等,提出了用停車系統(tǒng)中的驅(qū)動(dòng)程序來(lái)了解在停車場(chǎng)的幫助下 SMS 服務(wù)空間的可用性。驅(qū)動(dòng)程序可以發(fā)送短信實(shí)現(xiàn)請(qǐng)求新的空間,如果前一個(gè)被填滿,驅(qū)動(dòng)程序可以找到最近的空間停車使用基于無(wú)線移動(dòng)的汽車停車系統(tǒng)。結(jié)果,表明該系統(tǒng)有效地分配的插槽和充分利用停車空間。安古普塔等,描述了阿克曼轉(zhuǎn)向配置高效汽車停車算法。該算法

4、利用幾何計(jì)算路徑規(guī)劃。結(jié)果顯示了一個(gè)快速、 高效、 安全的停車系統(tǒng)?;ù禾兜?,提出了用于大型停車場(chǎng)的高效停車搜索技術(shù)。在這篇文章中,提出在道路附近的停車場(chǎng)安裝攝像機(jī)和捕獲關(guān)于汽車顏色和車牌識(shí)別的信息,并保存到數(shù)據(jù)庫(kù)中。謝剛等,提出了一個(gè)停車系統(tǒng),消除了關(guān)于空檔停車的問(wèn)題。作者使用無(wú)線技術(shù)來(lái)提高停車效率。宮俊燕等,提出通知基于停車系統(tǒng)。在這停車系統(tǒng)中,驅(qū)動(dòng)程序可以查詢及預(yù)訂停車位,以及為安全目的加密/解密技術(shù)使用,仿真結(jié)果都是高效的。Insop Song等提出基于 FPGA 停車系統(tǒng),采用模糊邏輯控制器 (FLC),主要優(yōu)點(diǎn)是計(jì)算時(shí)間大量減少了。在這項(xiàng)研究工作中,模擬真實(shí)環(huán)境中使用 VHDL 代

5、碼測(cè)試機(jī)器人小車,并在 基于FPGA 的基礎(chǔ)上進(jìn)行測(cè)試。3停車場(chǎng)管理系統(tǒng)停車系統(tǒng)的基本操作解釋為 當(dāng)車輛進(jìn)入停車場(chǎng)時(shí),液晶屏顯示內(nèi)容提示,是否有停車位空缺。如果有空位,然后啟動(dòng)電機(jī),打開停車場(chǎng)入口的門。射頻模塊用來(lái)傳送和接收插槽可用性信息。根據(jù)射頻模塊的輸出,LED 的發(fā)光。根據(jù)信息驅(qū)動(dòng)程序可以停車。停車系統(tǒng)框圖所示圖 2.主機(jī)計(jì)算機(jī)作為控制單元。主要程序?yàn)?FPGA。圖2:停車系統(tǒng)的結(jié)構(gòu)圖3.1硬件執(zhí)行LCD為16引腳配置,Vss是接地引腳, Vcc是電源引腳,Vee用于控制對(duì)比度, RS為寄存器選擇引腳,命令和數(shù)據(jù)根據(jù)RS引腳狀態(tài)選擇,E為使能信號(hào)。DB0-DB7是數(shù)據(jù)線15和16引腳用于

6、調(diào)整背光。分配給FPGA的LCD的控制和數(shù)據(jù)線如圖3所示。圖3(a):LCD與FPGA接口(引腳分配)步進(jìn)電機(jī)通過(guò)使用ULN 2003與FPGA連接。開發(fā)板的任何I / O端口可用于接口。在圖中,開發(fā)板的DI/O端口用于與步進(jìn)電機(jī)的連接。 FPGA,ULN 2003和步進(jìn)電機(jī)的引腳分配如圖3(b)所示。圖3(b):步進(jìn)電機(jī)與FPGA的接口(引腳分配) 射頻模塊:在本模塊中,紅外傳輸接收器用于檢測(cè)車輛是否存在。 紅外傳感器向HT12E編碼器發(fā)送插槽狀態(tài)。編碼器由18引腳配置。并行數(shù)據(jù)由編碼器轉(zhuǎn)換為串行。 收集數(shù)據(jù)在編碼器的數(shù)據(jù)輸出引腳。 從數(shù)據(jù)輸出引腳串行發(fā)射到RF發(fā)射器。 在RF接收機(jī)處串行接

7、收數(shù)據(jù)。 HT12D解碼器從RF接收器接收數(shù)據(jù),然后將轉(zhuǎn)換器串行轉(zhuǎn)換回并行形式。 HT12D解碼器的數(shù)據(jù)引腳與Virtex 5CI/O端口信號(hào)引腳連接。圖3(c):HT12D解碼器與FPGA的接口(引腳分配)平臺(tái):由IR傳感器、HT12E編碼器、RF模塊、HT12D解碼器和FPGA的LED組成,用于顯示結(jié)果。 軟件模塊:Xilinx版本12.4用于VHDL編碼。 接口:在提出的系統(tǒng)LCD中,步進(jìn)電機(jī)和RF模型接口是用FPGA完成的。3.2有限狀態(tài)機(jī)的系統(tǒng)的運(yùn)行為了實(shí)施停車系統(tǒng)狀態(tài)圖構(gòu)造。我們知道模擬系統(tǒng)的執(zhí)行空間的可用性,電機(jī)旋轉(zhuǎn)的門打開,標(biāo)識(shí)和插槽的可用性信息。該系統(tǒng)包括識(shí)別插槽選擇插槽4.

8、FPGA 實(shí)現(xiàn) 4.1 設(shè)計(jì)停車系統(tǒng)與狀態(tài)機(jī)圖ASMD 圖表是算法狀態(tài)機(jī)圖。顯示停車系統(tǒng)流程圖的工作方式。對(duì)于模擬模型,橢圓形的心形的盒子用來(lái)描述過(guò)去的狀態(tài),以及當(dāng)前輸入的輸出。圖中所示的圖表 ASMD 是停車場(chǎng)系統(tǒng)工作。在停車場(chǎng)入口處,液晶屏顯示停車系統(tǒng)的狀態(tài)。如果有可用空間,然后液晶顯示可用空間其他液晶顯示沒(méi)有空間退出。根據(jù)空間狀態(tài)馬達(dá)旋轉(zhuǎn)順時(shí)針?lè)较颉:笤撹b定單位標(biāo)識(shí)的人。為新成員分配臨時(shí)卡。經(jīng)過(guò)鑒定,檢查插槽狀態(tài)。狀態(tài)可以是填充、 空或保留。在這個(gè)過(guò)程中使用射頻傳感器。圖4:停車場(chǎng)管理系統(tǒng)的ASMD圖4.2結(jié)果檢查門空間后,會(huì)打開步進(jìn)電機(jī)。然后模擬時(shí)鐘脈沖和重置應(yīng)用會(huì)輸入。碳納米管和 c

9、lkd 是信號(hào)。當(dāng)重置高向低,步進(jìn)電機(jī)轉(zhuǎn)動(dòng)。步進(jìn)電機(jī)的仿真波形圖 4(a)所示。圖4(a) 模擬步進(jìn)電機(jī)放圖 4(b) RTL 視圖步進(jìn)電機(jī)與 LCD 接口技術(shù)如上圖顯示了 RTL 視圖步進(jìn)電機(jī)與 LCD 接口技術(shù)。clk 是系統(tǒng)時(shí)鐘信號(hào),rst 是控制信號(hào),D(7:0) 是數(shù)據(jù)線,Z(3:0) 是步進(jìn)電機(jī)的輸出信號(hào),E 是液晶顯示器的使能信號(hào),rs 是寄存器選擇信號(hào)。rw 是讀/寫控制信號(hào)。當(dāng)門打開了時(shí),識(shí)別過(guò)程開始。w,w1、 w2、 z、 clk 和重置是投入。Out_1 是輸出。Current_state 和 next_state 描述了確定訪客或新成員。Pr_st 和 nx_st 顯

10、示人的標(biāo)識(shí)。下圖是仿真顯示識(shí)別過(guò)程圖4(c):模擬識(shí)別模塊該插槽后檢查過(guò)程開始了。這里的 w1,w2、 w3,w、clk,rest是輸入的信號(hào)。Led_slotallot 和 slotallot 是輸出信號(hào)。當(dāng)復(fù)位信號(hào)熄滅高向低,系統(tǒng)從空閑狀態(tài)出來(lái)。在下圖的模擬輸入信號(hào)中,插槽 15 是可用的。下圖是仿真顯示插槽分配功能。圖 4 (d) 插槽分配特征的模擬現(xiàn)在識(shí)別和插槽分配模塊集成。clk,w3,car_enter,休息,w4,找到,a,w2 是輸入的信號(hào)。確定new_member、 fnd1、 z、 led、 led_filled、 led_reserv、 cout 輸出信號(hào)。根據(jù)輸入信號(hào),

11、檢查插槽狀態(tài)。圖4(e) 完整的停車系統(tǒng)的仿真結(jié)果圖5:RTL 視圖停車系統(tǒng)圖上方顯示 32 插槽及 RTL 視圖停車系統(tǒng)。W2、 W3、 W4 是輸入的信號(hào),rest是控制信號(hào),Clk 是系統(tǒng)時(shí)鐘信號(hào),Led,led_filled,led_reserv是輸出信號(hào),顯示插槽的狀態(tài)。識(shí)別和 new_member 也顯示結(jié)果識(shí)別模塊的輸出信號(hào)。5.總結(jié)目前,基于 FPGA 泊車系統(tǒng)被采用 Fsm Xilinx ISE 設(shè)計(jì)套件 12.4。設(shè)計(jì)驗(yàn)證容量 5 FPGA 工具包,狀態(tài)機(jī)提高生產(chǎn)率、 降低成本并縮短上市時(shí)間?;?FPGA 停車系統(tǒng),給出了快速響應(yīng)。所設(shè)計(jì)的系統(tǒng)可用于許多應(yīng)用程序,可以輕松

12、地提高插槽選項(xiàng)數(shù)目,利用設(shè)計(jì)系統(tǒng)使停車更方便。附件2:外文原文(復(fù)印件)Design and implementation of car parking system on FPGAABSTRACTAs, the number of vehicles are increased day by day in rapid manner. It causes the problem of traffic congestion, pollution (noise and air). To overcome this problem.A FPGA based parking system has bee

13、n proposed. In this paper, parking system is implemented using Finite State Machine modelling. The system has two main modules i.e. identification module and slot checking module. Identification module identifies the visitor. Slot checking module checks the slot status. These modules are modelled in

14、 HDL and implemented on FPGA. A prototype of parking system is designed with various interfaces like sensor interfacing, stepper motor and LCD.KEYWORDS :Finite State Machine; Parking System; Virtex- 5;1. INTRODUCTIONVehicle traffic congestion is a worldwide problem. In recent years, efforts have bee

15、n made tointroduce a method to reduce parking problems such as congestion, accidents and hazards.Figure1:Congestion Trends in Urban AreaAs shown in figure 1 congestion has clearly grown year by year. It creates a number of problems. Congestion used to mean it took longer to get to from work in the r

16、ush hour.Parking systems can also take advantage of innovative technologies in order to improve the ease and convenience of paying for parking. Now a day, Smart cards minimize transaction time by allowing a user to simply wave their card in front of a reader. Mobile devices can also be usedin paymen

17、t transactions. Public utilities need a parking system that can function efficiently and be integrated with the other urban city utilities. For allotment of parking slots there is no proper way thus parking management system fails in coordination and centralizing the information for an effective sys

18、tem. To avoid these problems, a design of an intelligent parking system is proposed,which will be implemented on FPGA to check itsfunctionality. Recently, a reconfigurable FPGA is efficient method to implement a design, because FPGAprovides a compromise between general-purpose processors and ASIC. T

19、he FPGA based designis also more flexible, programmable and can be re-programmed. FPGA based design can easilybe modified by modifying designs software part.2. RELATED WORKGongjun Yan et.al, describes a novel, secure, and intelligent parking system (Smart Parking) based on secured wireless network a

20、nd sensor communication. High parking space utilization and fast free spot finding time are the result of proposed research. Soh Chun Khanget.al, presents a parking system in which driver comes to know about the space availability in the parking lot with the help of SMS service. Driver can resend SM

21、S in order to request new space if the previous one is filled. Driver can find nearest space for parking usingwireless mobile based car parking system. Results, shows that the system efficiently allocates the slots and utilizes the full parking space. Ankit Gupta et.al, describes an efficient car pa

22、rking algorithm for ackerman steering configuration. This algorithm uses geometric calculations for path planning. Result shows a fast, efficient and safer parking system. Huachuntan et.al, proposed an efficient car searching technique for larger parking lot. In thispaper, cameras are installed in r

23、oads nearby parking lot and information regarding car likecolour and license plate recognition is captured and saved in the database. S. V. Srikanth et.al, proposed a parking system which eliminates problems regarding finding vacant slot for parking. Author uses wireless technology to enhance parkin

24、g efficiency. Gongjun Yan et.al, proposed NOTICE based parking system. In this parking system, drivers can check and reserve the slot for parking. For security purposes encryption/decryption techniques are used. Simulation results are highly efficient. Insop Song et.al proposed FPGA based parking sy

25、stem using fuzzy logic controller (FLC). Reduction in computation time is its advantage. In this research work a robot car is made and tested in real environment using VHDL code. Design is simulated and tested on FPGA.3. PROPOSED PARKING SYSTEMThe basic operation of the parking system is explained a

26、s: When avehicle enters in the parking lot, LCD displays, if the space is available in parking lot or not.If the space is available then steppermotor rotates and door opens for vehicle entrance. RF module is used to transmit and receive slot availability information.According toRF Modules output,LED

27、s glow.According to information driver canpark the vehicle.Block diagram for the parking system is shown in figure 2.Host computer acts as control unit.Once host computer program the FPGA.Figure 2: Block diagram of the parking system3.1 Hardware implementation LCD is of 16 pin configuration. Vss is

28、ground pin. Vcc is power supply pin.Vee is used to control the contrast. RS is register select pin.Command and data is select according to RS pin status.E is enable signal.DB0-DB7 are data lines.15 and 16 pins are used to adjust backlight.Control and data lines of LCD assigned to FPGA are shown in f

29、igure 3.Figure 3(a):LCD interfacing with FPGA(Pin assignment)Stepper motor interfaced with FPGA by using ULN 2003. Any I/O portof Development Boardcan be used for interfacing. Here, D I/O port ofDevelopment Board is used for interfacing withstepper motor. Pin assignment of FPGA, ULN 2003,and stepper

30、 motor is shown in figure 3(b).Figure 3(b):stepper motor interfacing with FPGA(Pin assignment)RF Module: In this module IR trans-receiver pair is used to detect vehicle presence. IR sensors transmit slots status to HT12E encoder. Encoder consists of 18 pin configuration. Parallel data convert into s

31、erial by encoder. Data is collected at data out pin of encoder. From data out pin data serially transmit towards RF transmitter. Data serially received at RF receiver. HT12D decoder receivers data from RF receiver, then converter back serial to parallel form. HT12D decoders data pins are interfaced

32、with Virtex 5 C I/O port signal pins.Figure 3(c):HT12D Decoder interfacing with FPGA(Pin assignment)Platform: consisting of IR sensors, HT12E encoder, RF module, HT12D decoder and LEDs ofFPGA are used to display results. Software Module: Xilinx version 12.4 is used for VHDL coding. Interfacing: In p

33、roposed system LCD, Stepper motor and RF models interfacing is done withFPGA.3.2 Finite state machine for the operation of the systemIn order to implement parking system a state diagram is constructed. As we know that theproposed system performs space availability, motor rotation for door opening, i

34、dentification andslot availability information. The system includes:IdentificationSlot Selection4. FPGA IMPLEMENTATION 4.1 Designing of parking system with State Machine DiagramASMD chart is Algorithm State Machine Diagram. This shows the working of parking system in the form of a flow chart. For th

35、e proposed model, oval shaped boxes are used to describe the output that depends upon past state as well as present input. The ASMD chart shown in figure 4 gives working of the car parking system. At the entrance of parking area, LCD displays the status of parking system. If space is available then

36、LCD displays space available else LCD displays no space exit. According to space status motor rotates in clockwise direction. After that identification unit identifies the person. For new member temporary card is allotted. After identification, slot status is checked. Status can be filled, empty or

37、reserved. RF sensors are used in this process.Figure 4:ASMD char for parking system4.2 ResultsAfter space checking door will open with the help of stepper motor. Here in simulation clk pulse and reset is applied as an input. Cnt and clkd are signals. When reset goes high-to-low, stepper motor rotate

38、s. Simulation wave forms of stepper motor are shown in figure 4(a)Figure 4(a):Simulation of stepper motor ratation Figure 4(b) :RTL view of stepper motor and LCD interfacingFigure 4(b):RTL view of stepper motor and LCD interfacingFigure above shows the RTL view of stepper motor and LCD interfacing.c

39、lk is system clock signal. rst is control signal. D(7:0) are data lines. Z(3:0) is output signal ofstepper motor. E is enable signal of LCD. rs is register select signal. rw is read/write controlsignal.When door opened, identification process starts. w, w1, w2, z, clk and reset are inputs. Out_1 iso

40、utput. Current_state and next_state describes visitor is identified or a new member has come. Pr_st and nx_st shows person which is identified. Following simulation shows identificationprocess:Figure 4(c):Simulation of identification moduleAfter that slot checking procedure starts. Here w1, w2, w3, w, clk, reset are input signals. Led_slotallot and slotallot are output signals. Wh

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

評(píng)論

0/150

提交評(píng)論