數(shù)字系統(tǒng)設(shè)計(jì) - DFT與芯片測(cè)試設(shè)計(jì)_第1頁(yè)
數(shù)字系統(tǒng)設(shè)計(jì) - DFT與芯片測(cè)試設(shè)計(jì)_第2頁(yè)
數(shù)字系統(tǒng)設(shè)計(jì) - DFT與芯片測(cè)試設(shè)計(jì)_第3頁(yè)
數(shù)字系統(tǒng)設(shè)計(jì) - DFT與芯片測(cè)試設(shè)計(jì)_第4頁(yè)
數(shù)字系統(tǒng)設(shè)計(jì) - DFT與芯片測(cè)試設(shè)計(jì)_第5頁(yè)
已閱讀5頁(yè)，還剩38頁(yè)未讀， 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明：本文檔由用戶提供并上傳，收益歸屬內(nèi)容提供方，若內(nèi)容存在侵權(quán)，請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

測(cè)試

Testing2ZDMC–Lec.#22DesignMethodologyinDetailDesignPartitionDesignEntryBehavioralModelingSimulation/FunctionalVerificationPre-SynthesisSign-OffSynthesizeandMapGate-levelNetListPostsynthesisDesignValidationPostsynthesisTimingVerificationTestGenerationandFaultSimulationCellPlacement/ScanInsertation/RoutingVerifyPhysicalandElectricalRulesSynthesizeandMapGate-levelNetListDesignIntegrationAndVerificationDesignSign-OffDesignSpecification3ZDMC–Lec.#22TestingofLogicCircuitsFaultModels(故障模型)TestGenerationandCoverageFaultDetectionDesignforTest（可測(cè)試性設(shè)計(jì)）4ZDMC–Lec.#22FaultModel(故障模型)Stuck-AtModel（固定型故障模型）Assumeselectedwires(gateinputoroutput)are“stuckat”logicvalue0or1Modelscurtainkindsoffabricationflawsthatshortcircuitwirestogroundorpower,orbrokenwiresthatarefloatingWirewstuck-at-0:w/0Wirewstuck-at-1:w/1Oftenassumethereisonlyonefaultatatime—eventhoughinrealcircuitsmultiplesimultaneousfaultsarepossibleandcanmaskeachotherObviouslyaverysimplisticmodel!5ZDMC–Lec.#22FaultModelSimpleexample:Generateatestcasetodetermineifaisstuckat1Try000Ifastuckat1,expecttoseef=0,butsee1insteadw1w2w3a/1bcdf0000see1butshouldbe06ZDMC–Lec.#22FaultModel(故障模型)Simpleexamplew1w2w3abcdfTestw1w2w3000001010011100101110111a/0X

X

Xa/1X

X

Xb/0X

b/1X

c/0X

c/1X

d/0X

d/1XX

X

f/0X

X

X

X

Xf/1X

X

XFaultDetectedTestSet7ZDMC–Lec.#22ProblemswithFaultModelIngeneral,n-inputcircuitsrequiremuchlessthan2ntestinputstocoverallpossiblestuck-at-faultsinthecircuitHowever,thisnumberisusuallystilltoolargeinrealcircuitsforpracticalpurposesFindingminimumtestcoverisanNP-hardproblemtoo8ZDMC–Lec.#22PathSensitization（路徑敏化）Wire-at-timetestingtoolaboriousBettertofocusonwiringpaths,enablingmulti-wiretestingatthesametime“Activate”apathsothatchangesinsignalpropagatingalongthepathaffectstheoutput9ZDMC–Lec.#22PathSensitization（路徑敏化）SimpleExample:Toactivatethepath,setinputssothatw1caninfluencefE.g.,w2=1,w3=0,w4=1ANDgates:oneinputat1passestheotherinputNORgates:oneinputat0invertstheotherinputTotest:w1setto1shouldgeneratef=0ifpathokfaultsa/0,b/0,c/1causef=1w1setto0shouldgeneratef=1ifpathokfaultsa/1,b/1,c/0causef=0Onetestcancaptureseveralfaultsatonce!w1w2bfcaw3w410110ZDMC–Lec.#22PathSensitizationGoodnews:onetestchecksforseveralfaultsNumberofpathsmuchsmallerthannumberofwiresStillanimpracticallylargenumberofpathsforlarge-scalecircuitsPathideacanbeusedto“propagate”afaulttotheoutputtoobservethefaultSetinputsandintermediatevaluessoastopassaninternalwiretotheoutputwhilesettinginputstodrivethatinternalwiretoaknownvalueIfpropagatedvalueisn’tasexpected,thenwehavefoundafaultontheisolatedwire11ZDMC–Lec.#22FaultPropagationw1w2bfcgw3w4hkw1w2fw3w4b/001111DD00D12ZDMC–Lec.#22FaultPropagationw1w2bfcgw3w4hkw1w2fDw3w4g/1110000DDD13ZDMC–Lec.#22TreeStructuredCircuitsTotestinputsstuck-at-0atgivenANDgateSetinputsatothergatestogenerateANDoutputofzeroForceinputsatselectedgatetogenerateaoneIffis1thencircuitok,elsefaultTotestinputsstuck-at-1atgivenANDgateDriveinputtotestto0,restofinputsdrivento1Othergatesdrivenwithinputsthatforcegatesto0Iffis0thenOK,elsefault.w1w3w4w2w3w4w1w2w3f14ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest111010000000Stuck-at-0015ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest010111110000Stuck-at-0016ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest000101111000Stuck-at-0017ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest011110110100Stuck-at-1118ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest011110110010Stuck-at-1119ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest011110110001Stuck-at-1120ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest101100011100Stuck-at-1121ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest101100011001Stuck-at-1122ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest110011000010Stuck-at-11Anyotherstuck-at-1casescovered?23ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest100101011010Stuck-at-11Anyotherstuck-at-1casescovered?Wasthatcasealreadycovered?24ZDMC–Lec.#22TreeStructuredCircuitsw1w3w4w2w3w4w1w2w3f12345678w110001110w311010100w410011000w201111010w311010100w401100111w101110001w201111010w300101011w110001110w201111010w300101011w401100111Stuck-at-0Stuck-at-1ProductTermTest000001101001Stuck-at-11Allinputsstuck-at-1’scoverednow25ZDMC–Lec.#22RandomTestingSofar:deterministictestingAlternative:randomtestingGeneraterandominputpatternstodistinguishbetweenthecorrectfunctionandthefaultyfunctionNumberofTestsProbabilityFaultDetectedSmallnumberoftests

hasreasonable

probabilityoffinding

thefault26ZDMC–Lec.#22SequentialTestingDuetoembeddedstateinsideflip-flops,itisdifficulttoemploythesamemethodsaswithcombinationallogicAlternativeapproach:designfortestScanPathtechnique:FFinputspassthroughmultiplexerstagestoallowthemtobeusedinnormalmodeaswellasaspecialtestshiftregistermode27ZDMC–Lec.#22ScanPathTechniqueConfigureFFsintoshiftregistermode(redpath)Scanintestpatternof0sand1sNon-stateinputscanalsobeonthescanpath(thinksynchronousMealyMachine)Runsystemforoneclockcyclein“normal”mode(blackpath)—nextstatecapturedinscanpathReturntoshiftregistermodeandshiftoutthecapturedstateandoutputsCombinationalLogic28ZDMC–Lec.#22ScanPathExamplew,y1,y2testvector001Scan01intoy1,y2FFszY1Y2DQQDQQ

01

01y1y2wScan-inScan-outG/S029ZDMC–Lec.#22ScanPathExamplew,y1,y2testvector001Scan01intoy1,y2FFszY1Y2DQQDQQ

01

01y1y2wScan-inScan-outG/S10030ZDMC–Lec.#22ScanPathExamplew,y1,y2testvector001Scan01intoy1,y2FFszY1Y2DQQDQQ

01

01y1y2wScan-inScan-outG/S101031ZDMC–Lec.#22ScanPathExamplew,y1,y2testvector001Scan01intoy1,y2FFsNormalw=0zY1Y2DQQDQQ

01

01y1y2wScan-inScan-outG/S1010032ZDMC–Lec.#22ScanPathExamplew,y1,y2testvector001Scan01intoy1,y2FFsNormalw=0Outputz=0,Y1=0,Y2=0zY1Y2DQQDQQ

01

01y1y2wScan-inScan-outG/S10000033ZDMC–Lec.#22ScanPathExamplew,y1,y2testvector001Scan01intoy1,y2FFsNormalw=0Outputz=0,Y1=0,Y2=0ObservezdirectlyzY1Y2DQQDQQ

01

01y1y2wScan-inScan-outG/S00000034ZDMC–Lec.#22ScanPathExamplew,y1,y2testvector001Scan01intoy1,y2FFsNormalw=0Outputz=0,Y1=0,Y2=0ObservezdirectlyScanoutY1,Y2zY1Y2DQQDQQ

01

01y1y2wScan-inScan-outG/S000035ZDMC–Lec.#22ScanPathExamplew,y1,y2testvector001Scan01intoy1,y2FFsNormalw=0Outputz=0,Y1=0,Y2=0ObservezdirectlyScanoutY1,Y2zY1Y2DQQDQQ

01

01y1y2wScan-inScan-outG/S00036ZDMC–Lec.#22Built-inSelf-Test(BIST)TestVectorGeneratorPseudorandomtestswithafeedbackshiftregisterSeedgeneratesasequenceoftestpatternsOutputscombinedusingthesametechniqueGeneratesauniquesignaturethatcanbecheckedtodetermineifthecircuitiscorrectTestVectorGeneratorCircuitUnderTestTestResponseCompressorx0...xn-1P0...Pm-1Signature37ZDMC–Lec.#22LinearFeedbackShiftRegisterDQQDQQDQQDQQDQQDQQDQQDQQPSignatureRandomTestPatternInputfrom

circuitundertest38ZDMC–Lec.#22LinearFeedbackShiftRegisterStartingwiththepattern1000,generates15differentpatternsinsequenceandthenrepeatsPattern0000isano-noDQQDQQDQQDQQx3x2x1x0x3x2x1x0ff10001110011110111110011111011001011101011101001100001111001001000001000001110001……InitialConfiguration39ZDMC–Lec.#22LinearFeedbackShiftRegisterMulti-inputCompressorDQQDQQP3P2DQQP1DQQP0SignatureCircuitUnderTestOutputs40ZDMC–Lec.#22CompleteSelf-TestSystemCombinationalCircuitFFsandMuxesMICSICScanoutPRBSGScaninMUXPRBSGNormalInputsRandomTest

SequencesMulti-inputCompressorRandomTest

SequencesSingle-inputCompressor41ZDMC–Le

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明，都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等，如果需要附件，請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙，網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽，若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間，僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理，對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯，并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容，請(qǐng)與我們聯(lián)系，我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

最新文檔

評(píng)論

0/150

提交評(píng)論