版權說明:本文檔由用戶提供并上傳,收益歸屬內容提供方,若內容存在侵權,請進行舉報或認領
文檔簡介
MemoryHierarchyReview1Outline7.1IntroductionPrincipleofLocalityMemoryHierarchy7.2BasicofCacheDirectedMappedCacheBitsinaCacheCacheWriteCacheMissesMultiwordCacheBlock7.3CachePerformanceImproveCachePerformanceMemoryisaBottleneckFullyAssociativeCacheSetAssociativeCacheMulti-LevelCache7.1PrincipleofLocalityProgramaccessarelativelysmallportionoftheiraddressspaceatanyinstantoftimeTwokindoflocality:1.TemporallocalityIfanitemisreferenced,itwilltendtobereferencedagainsoon2.SpatiallocalityIfanitemisreferenced,itemswhoseaddressareclosebywilltendtobereferencedsoon7.1MemoryHierarchy–Speedvs.SizeMemoryTypeDiskDRAMSRAM7.1MemoryHierarchy-OperationIfdataisfound(hit)transfertoprocessor,otherwise(miss)transferdatatoupperlevel.AccesstimeHittimeMisspenaltyUserswantlargeandfastmemories!
SRAMaccesstimesare2-25nsatcostof$100to$250perMbyte.
DRAMaccesstimesare60-120nsatcostof$5to$10perMbyte.
Diskaccesstimesare10to20millionnsatcostof$.10to$.20perMbyte.
Tryandgiveittothemanywaybuildamemoryhierarchy7.1MemoryHierarchy7.2CacheCacheMemoryhierarchybetweenCPUandmainmemoryThestoragemanagedtotakeadvantageoflocalityofaccessCachetwoissuesHowdoweknowifadataitemisinthecache?TagandvalidbitIfitis,howdowefindit?MappedapproachesHowdoescacheworkexampleAddXntocacheDirectMappingmapmanymemorywordsontoonelocationincacheAddressismodulothenumberofblocksinthecache(blockaddress)modulo(no.ofcacheblocksinthecache)Example:Cachehas8wordMapping=blockaddressmodule87.2DirectMappedCache7.2DirectMappedCacheTwoissues1.Whichmemorywordinthecache?Usetagtoidentify2.Whetherthememoryblockisvalid?Ex.Initially,thecacheisemptyUsevalidbittoidentifyThusthecachedatastructurearevalidtagdataword…CacheIndex7.2DirectMappedCacheIfatagismatchedandvalidbitison
ThenarequesthitTagiscomparedwithupperportionofaddressReadhitsReadvaliddataoncacheReadmissesstalltheCPU,fetchblockfrommemory,delivertocache,restart
Writehitscanreplacedataincacheandmemory(write-through)writethedataonlyintothecache(write-backthecachelater)
Writemissesreadtheentireblockintothecache,thenwritetheword7.2CacheReadWriteTerminology7.2CacheWriteIssuesTwocachewritescheme:1.WritebackWhenwriteoccurs,onlywritetothecache2.WritethroughWhenwriteoccurs,writetothecacheandmemoryWrite-backproblemcacheandmemoryinconsistence,andcomplextoimplementEx.Whenacacheentryisreplaced,itmustupdatethecorrespondingmemoryaddressWrite-throughproblemWritingtomainmemoryslowsdowntheperformanceEx.CPIwithoutcachemiss=1.2clockcycleswritetomemorycausesextra10cycles13%storeinstructionsingccSolution:writebuffer,storethedataintowritebufferwhilethedataiswaitingtobewrittentomemoryTheprocesscancontinueexecutionafterwritingdataintocacheandwritebuffer7.2DirectMappedCacheCacheExampleonDECstation3100UseMIPSR2000CPU64KBdata98KBcachesize
7.2MultiwordCacheBlockTakeadvantageofspatiallocalityWithacachemiss,wewillfetchmultiplewordsthatareadjacentIncreasingtheblocksizetendstodecreasemissrate:
Usesplitcachesbecausethereismorespatiallocalityincode:
7.2Performance–Missratevs.BlocksizeImprovementoninstructionmissMakereadingmultiplewordseasierbyusingbanksofmemory
7.2Memorysystem-hardwareIssues7.3ImproveCachePerformanceThreewaysLargercacheSetassociativecacheReducecachemissrateNewplacementruleotherthandirectmappingMulti-levelcacheReducecachemisspenalty7.3FlexiblePlacementofBlocksTherearetwomoreflexibleschemes,thendirectedmappedSetassociativecacheFullyassociativecacheExample:block12addressisplacedin8blockcachePlace12%8=4Place12%4=0DirectmappedSetassociativeFullyassociativePlacedanyatblock7.3FullyAssociativecacheAnextremeschemeAmemorydatacanbeplacedinanyblockinthecacheDisadvantage:SearchallentriesinthecacheforamatchParallelcomparators7.3SetAssociativeCacheBetweendirectmappedandfull-associativeAmemorydatacanbeplacedinasetofblocksinthecache(address)modulo(numberofsetsincache)Ex:12modulo4=0Disadvantage:SearchallentriesinthesetforamatchParallelcomparators7.3EightBlockCacheConfigurationTotalsizeofcacheinblocksisequaltothenumberofsetsThus,forfixedcachesize,increaseassociativitydecreasesthenumberofset,butincreasenumberofelementinaset7.3MissRatewithAssociativityHigherdegreeofassociativityLowermissrateMorehardwarecosttosearch7.3Implementationof4-waySet-AssociativeCacheParallelcomparators7.3UseMulti-LevelCachetoReduceMissPenaltyAddasecondlevelcache:oftenprimarycacheisonthesamechipastheprocessoruseSRAMstoaddanothercacheaboveprimarymemory(DRAM)misspenaltygoesdownifdataisin2ndlevelcacheUsingmultilevelcaches:tryandoptimizethehittimeonthe1stlevelcachetryandoptimizethemissrateonthe2ndlevelcachePrimarycache(L1)Secondarycache(L2)L1cachemissL2cachemissCachehit7.3DecreasingMissPenaltywithMultilevelCachesAddasecondlevelcache:oftenprimarycacheisonthesamechipastheprocessoru
溫馨提示
- 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內容里面會有圖紙預覽,若沒有圖紙預覽就沒有圖紙。
- 4. 未經(jīng)權益所有人同意不得將文件中的內容挪作商業(yè)或盈利用途。
- 5. 人人文庫網(wǎng)僅提供信息存儲空間,僅對用戶上傳內容的表現(xiàn)方式做保護處理,對用戶上傳分享的文檔內容本身不做任何修改或編輯,并不能對任何下載內容負責。
- 6. 下載文件中如有侵權或不適當內容,請與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準確性、安全性和完整性, 同時也不承擔用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。
最新文檔
- 河南省周口市川匯區(qū)2023-2024學年六年級下學期期末考試英語試卷
- 圖示全解變壓器
- 病蟲害監(jiān)測預警系統(tǒng)在葡萄種植中的應用
- 三國至隋唐的文化 課件-2024-2025學年高一上學期統(tǒng)編版(2019)必修中外歷史綱要上
- 外國籍郵輪在自由貿易港開展多點掛靠業(yè)務管理辦法(征求意見稿)
- 銷售漏斗實戰(zhàn)
- 鐵路貨車偏載偏重標準
- 股權結構對公司供應鏈可持續(xù)性的影響
- 江蘇省如皋市南片區(qū)八校聯(lián)考2024屆中考一模數(shù)學試題含解析
- 江蘇省溧水縣2024年中考數(shù)學仿真試卷含解析
- 2024年統(tǒng)編版新教材語文小學一年級上冊第一、第二單元測試題及答案(各一套)
- DL5190.5-2019電力建設施工技術規(guī)范第5部分:管道及系統(tǒng)
- 2024年重慶市鐵路(集團)有限公司招聘筆試沖刺題(帶答案解析)
- (完整word版)英語四級單詞大全
- 國家審計署計算機中級培訓題
- 斗輪式堆取料機電氣控制系統(tǒng)使用及維護手冊
- 熔鑄廠設備安全操作規(guī)程
- 常用?;返睦砘再|及危害特性
- 《初中英語小組合作學習的研究》小課題開題報告范文
- 黑龍江省高中教育技術裝備暫行標準
- 重慶市部分軍隊退役人員信息采集登記表
評論
0/150
提交評論